Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
NetBurst
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
{{short description|Intel processor microarchitecture}} {{Use mdy dates|date=October 2018}} {{more citations needed|date=November 2013}} {{Infobox CPU | name = NetBurst | image = | image_size = | created = {{start date and age|November 20, 2000}} | model = Celeron | model1 = Celeron D | model2 = Pentium 4 | model3 = Pentium D | model4 = Xeon | cores = 1-2 (2-4 threads with hyper-threading) | cores1 = | transistors = 42M [[180 nanometer|180 nm]] (B2, C1, D0, E0) | transistors1 = 55M [[130 nanometer|130 nm]] (B0, C1, D1, M0) | transistors2 = 125M [[90 nanometer|90 nm]] (C0, D0, E0, G1) | transistors3 = 169M [[90 nanometer|90 nm]] (M0, N0, R0) | transistors4 = 230M [[90 nanometer|90 nm]] (A0, B0) | transistors5 = 188M [[65 nanometer|65 nm]] (B1, C1, D0) | transistors6 = 376M [[65 nanometer|65 nm]] (B1, C1, D0) | transistors7 = 328M [[65 nanometer|65 nm]] (B0) | clock = 1.3 GHz to 3.8 GHz | l1cache = 8 KB to 16 KB per core | l2cache = 128 KB to 4096 KB | l3cache = 4 MB to 16 MB shared | microarch = NetBurst | arch = [[x86-16]], [[IA-32]],<br>[[x86-64]] (some) | extensions = [[MMX (instruction set)|MMX]], [[Streaming SIMD Extensions|SSE]], [[SSE2]], [[SSE3]] (some) | sock1 = [[Socket 423]] | sock2 = [[Socket 478]] | sock3 = [[Socket 603]] | sock4 = [[Socket 604]] | sock5 = [[LGA 771]] | sock6 = [[LGA 775]] | predecessor = [[P6 (microarchitecture)|P6]] | successor = [[Intel Core (microarchitecture)|Intel Core]]<br/>[[IA-64]] |fsb-slowest=100|fsb-slow-unit=MT/s|fsb-fastest=1066|fsb-fast-unit=MT/s}} The '''NetBurst microarchitecture''',<ref>{{cite web|url=https://pdfs.semanticscholar.org/presentation/cfcc/9d5a7480c4ea87e77084386d74aaff9a1ee1.pdf|title=The Intel Pentium 4 Processor|first=Doug|last=Carmean|date=Spring 2002|publisher=[[Intel]]|archive-url=https://web.archive.org/web/20180419120455/https://pdfs.semanticscholar.org/presentation/cfcc/9d5a7480c4ea87e77084386d74aaff9a1ee1.pdf|archive-date=April 19, 2018}}</ref><ref>{{Cite web|url=http://www.xbitlabs.com/articles/cpu/print/replay.html|title=Replay: Unknown Features of the NetBurst Core|date=March 6, 2016|website=XbitLabs|archive-url=https://web.archive.org/web/20160306140603/http://www.xbitlabs.com/articles/cpu/print/replay.html|archive-date=March 6, 2016}}</ref> called '''P68''' inside [[Intel]], was the successor to the [[P6 (microarchitecture)|P6 microarchitecture]] in the [[x86]] family of [[central processing unit]]s (CPUs) made by Intel. The first CPU to use this architecture was the [[Pentium 4#Willamette|Willamette-core Pentium 4]], released on November 20, 2000 and the first of the [[Pentium 4]] CPUs; all subsequent Pentium 4 and [[Pentium D]] variants have also been based on NetBurst. In mid-2001, Intel released the ''Foster'' core, which was also based on NetBurst, thus switching the [[Xeon]] CPUs to the new architecture as well. Pentium 4-based [[Celeron]] CPUs also use the NetBurst architecture. NetBurst was replaced with the [[Intel Core (microarchitecture)|Core microarchitecture]] based on P6, released in July 2006.
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)