Editing SSE2 (section)

{{Short description|Intel SIMD processor supplementary instruction sets introduced by Intel}}
{{Multiple issues|
{{Refimprove|date=May 2013}}
{{Context|date=April 2023}}
}}
'''SSE2''' ('''Streaming SIMD Extensions 2''') is one of the Intel [[SIMD]] (Single Instruction, Multiple Data)  [[processor supplementary instruction]] sets introduced by [[Intel]] with the initial version of the [[Pentium 4]] in 2000. SSE2 instructions allow the use of XMM (SIMD) registers on x86 instruction set architecture processors. These registers can load up to 128 bits of data and perform instructions, such as vector addition and multiplication, simultaneously. 

SSE2 introduced double-precision floating point instructions in addition to the single-precision floating point and integer instructions found in SSE. SSE2 extends earlier SSE instruction set by adding 144 new instructions to the previous 70 instructions. SSE2 intends to fully replace [[MMX (instruction set)|MMX]], a SIMD instruction set found on IA-32 architecture processors. Competing chip-maker [[AMD]] added support for SSE2 with the introduction of their [[Opteron]] and [[Athlon 64]] ranges of [[x86-64|AMD64]] 64-bit CPUs in 2003.

SSE2 was extended to create [[SSE3]] in 2004, and extended once again to create [[SSE4]] in 2006.