Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
VHDL
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
{{Short description|Hardware description language}} {{For|Verilog HDL|Verilog}} {{Multiple issues| {{more citations needed|date=February 2017}} {{Lead too short|date=December 2020}} }} {{Infobox <!--Hardware Description Language-->programming language | name = VHDL | logo = | paradigm = [[Concurrent computing|concurrent]], [[Reactive programming|reactive]], [[Dataflow programming|dataflow]] | family = | year = 1980s | designer = | developer = | latest_release_version = IEEE 1076-2019 | latest_release_date = {{start date and age|df=yes|2019|12|23}} | latest_test_version = | latest_test_date = | typing = [[Strongly typed programming language|strong]] | implementations = | dialects = [[VHDL-AMS]] | influenced_by = [[Ada (programming language)|Ada]],<ref name="Coelho1989">{{cite book |author=David R. Coelho |title=The VHDL Handbook |url=https://books.google.com/books?id=IxZqlbYMJCIC&q=Ada |date=30 June 1989 |publisher=Springer Science & Business Media |isbn=978-0-7923-9031-2}}</ref> [[Pascal (programming language)|Pascal]] | influenced = | operating_system = | license = | File extensions = .vhd | website = [https://opensource.ieee.org/vasg IEEE VASG] | wikibooks = Programmable Logic/VHDL }} [[File:Vhdl signed adder source.svg|thumb|VHDL source for a signed [[Adder (electronics)|adder]]]] '''VHDL''' ([[Very High Speed Integrated Circuit Program|VHSIC]] Hardware Description Language) is a [[hardware description language]] that can model the behavior and structure of [[Digital electronics|digital systems]] at multiple levels of abstraction, ranging from the system level down to that of [[logic gates]], for design entry, documentation, and verification purposes. The language was developed for the US military [[Very High Speed Integrated Circuit Program|VHSIC]] program in the 1980s, and has been standardized by the [[Institute of Electrical and Electronics Engineers]] (IEEE) as '''IEEE Std 1076'''; the latest version of which is '''IEEE Std 1076-2019'''. To model [[Analogue electronics|analog]] and [[Mixed-signal integrated circuit|mixed-signal]] systems, an IEEE-standardized HDL based on VHDL called [[VHDL-AMS]] (officially IEEE 1076.1) has been developed.
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)