Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Synchronous dynamic random-access memory
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
== History == [[Image:SDR SDRAM-1.jpg|thumb|Eight [[Hyundai Electronics|Hyundai]] SDRAM ICs on a PC100 [[DIMM]] package]] The earliest DRAMs were often synchronized with the CPU clock (clocked) and were used with early microprocessors. In the mid-1970s, DRAMs moved to the asynchronous design, but in the 1990s returned to synchronous operation.<ref>{{cite book | author=P. Darche | title=Microprocessor: Prolegomenes - Calculation and Storage Functions - Calculation Models and Computer | year=2020 | page=59 | publisher=John Wiley & Sons | isbn=9781786305633 | url=https://books.google.com/books?id=rLC9zQEACAAJ}}</ref><ref>{{cite book |author1=B. Jacob |author2=S. W. Ng |author3=D. T. Wang | title=Memory Systems: Cache, DRAM, Disk | year=2008 | publisher=Morgan Kaufmann | page=324 | isbn=9780080553849 | url=https://books.google.com/books?id=SrP3aWed-esC}}</ref> In the late 1980s [[IBM]] had built DRAMs using a [[double data rate|dual-edge clocking]] feature and presented their results at the International Solid-State Circuits Convention in 1990. However, it was standard [[DRAM]], not SDRAM.<ref>{{cite book |first1=B. |last1=Jacob |first2=S. W. |last2=Ng |first3=D. T. |last3=Wang | title=Memory Systems: Cache, DRAM, Disk | year=2008 | publisher=Morgan Kaufmann | page=333 | isbn=9780080553849 | url=https://books.google.com/books?id=SrP3aWed-esC}}</ref><ref>{{cite journal |first1=H. L. |last1=Kalter |first2=C. H. |last2=Stapper |first3=J. E. |last3=Barth |first4=J. |last4=Dilorenzo |first5=C. E. |last5=Drake |first6=J. A. |last6=Fifield |first7=G. A. |last7=Kelley |first8=S. C. |last8=Lewis |first9=W. B. |last9=van der Hoeven |first10=J. A. |last10=Jankosky | title=A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC | year=1990 | journal=IEEE Journal of Solid-State Circuits | volume=25 | issue=5| page=1118 | doi=10.1109/4.62132 | bibcode=1990IJSSC..25.1118K }}</ref> The first commercial SDRAM was the [[Samsung]] KM48SL2000 [[memory chip]], which had a capacity of 16{{nbsp}}Mbit.<ref name="electronic-design">{{cite journal|date=1993|title=Electronic Design|url=https://books.google.com/books?id=QmpJAQAAIAAJ|journal=[[Electronic Design]]|publisher=Hayden Publishing Company|volume=41|issue=15–21|quote=The first commercial synchronous DRAM, the Samsung 16-Mbit KM48SL2000, employs a single-bank architecture that lets system designers easily transition from asynchronous to synchronous systems.}}</ref> It was manufactured by [[Samsung Electronics]] using a [[CMOS]] (complementary [[metal–oxide–semiconductor]]) [[fabrication process]] in 1992,<ref name="KM48SL2000"/> and mass-produced in 1993.<ref name="electronic-design"/> By 2000, SDRAM had replaced virtually all other types of [[DRAM]] in modern computers, because of its greater performance. SDRAM latency is not inherently lower (faster access times) than asynchronous DRAM. Indeed, early SDRAM was somewhat slower than contemporaneous [[burst EDO DRAM]] due to the additional logic. The benefits of SDRAM's internal buffering come from its ability to interleave operations to multiple banks of memory, thereby increasing effective [[Bandwidth (computing)|bandwidth]]. [[Double data rate]] SDRAM, known as [[DDR SDRAM]], was first demonstrated by Samsung in 1997.<ref name="techpowerup">{{cite web |title=Samsung 30 nm Green PC3-12800 Low Profile 1.35 V DDR3 Review |url=https://www.techpowerup.com/review/samsung-mv-3v4g3/ |website=TechPowerUp |access-date=25 June 2019 |date= March 8, 2012}}</ref> Samsung released the first commercial DDR SDRAM chip (64{{nbsp}}Mbit{{binpre}}) in June 1998,<ref name="samsung99"/><ref name="samsung98"/><ref name="phys"/> followed soon after by [[Hyundai Electronics]] (now [[SK Hynix]]) the same year.<ref name="hynix90s"/> Today, virtually all SDRAM is manufactured in compliance with standards established by [[JEDEC]], an electronics industry association that adopts [[open standards]] to facilitate interoperability of electronic components. JEDEC formally adopted its first SDRAM standard in 1993 and subsequently adopted other SDRAM standards, including those for [[DDR SDRAM|DDR]], [[DDR2 SDRAM|DDR2]] and [[DDR3 SDRAM]]. SDRAM is also available in [[Registered memory|registered]] varieties, for systems that require greater scalability such as [[Server (computing)|server]]s and [[workstations]]. Today, the world's largest manufacturers of SDRAM include [[Samsung Electronics]], [[SK Hynix]], [[Micron Technology]], and [[Nanya Technology]].
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)