Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
NetBurst
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
== Revisions == {{Main|Pentium 4}} {| class="wikitable" style="float: right; margin-left: 1.5em; margin-right: 0; margin-top: 0;" |- ! Revision ! Processor Brand(s) ! Pipeline stages |- | Willamette (180 nm) | Celeron, Pentium 4, Xeon | 20 |- | Northwood (130 nm) | Celeron, Pentium 4, Pentium 4 HT, Pentium 4 HT Extreme Edition, Xeon | 20 |- | Prescott (90 nm) | Celeron D, Pentium 4, Pentium 4 HT,<br />Pentium 4 HT Extreme Edition, Xeon | 31 |- | Cedar Mill (65 nm) | Celeron D, Pentium 4 HT | 31 |- | Smithfield (90 nm) | Pentium D, Xeon | 31 |- | Presler (65 nm) | Pentium D, Xeon | 31 |} Intel replaced the original ''Willamette'' core with a redesigned version of the NetBurst microarchitecture called ''Northwood'' in January 2002. The ''Northwood'' design combined an increased cache size, a smaller 130 nm fabrication process, and [[Hyper-threading]] (although initially all models but the 3.06 GHz model had this feature disabled) to produce a more modern, higher-performing version of the NetBurst microarchitecture. In February 2004, Intel introduced '''''Prescott''''', a more radical revision of the microarchitecture. The ''Prescott'' core was produced on a 90 nm process, and included several major design changes, including the addition of an even larger cache (from 512 KB in the ''Northwood'' to 1 MB, and 2 MB in Prescott 2M), a much deeper [[instruction pipeline]] (31 stages as compared to 20 in the ''Northwood''), a heavily improved [[branch predictor]], the introduction of the [[SSE3]] instructions, and later, the implementation of Intel Extended Memory 64 Technology (EM64T), Intel's branding for their compatible implementation of the [[x86-64]] 64-bit version of the [[x86]] microarchitecture (as with hyper-threading, all ''Prescott'' chips branded Pentium 4 HT have hardware to support this feature, but it was initially only enabled on the high-end [[Xeon]] processors, before being officially introduced in processors with the [[Pentium]] trademark). Power consumption and heat dissipation also became major issues with ''Prescott'', which quickly became the hottest-running, and most power-hungry, of Intel's single-core x86 and x86-64 processors. Power and heat concerns prevented Intel from releasing a Prescott clocked above 3.8 GHz, along with a mobile version of the core clocked above 3.46 GHz. Intel also released a dual-core processor based on the NetBurst microarchitecture branded Pentium D. The first Pentium D core was codenamed ''Smithfield'', which is actually two Prescott cores in a single die, and later ''Presler'', which consists of two ''Cedar Mill'' cores on two separate dies (''Cedar Mill'' being the 65 nm die-shrink of ''Prescott'').
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)