Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Adder (electronics)
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
==References== {{reflist|refs= <ref name="Lancaster_2004">{{cite book |title=Excel HSC Software Design and Development |author-first=Geoffrey A. |author-last=Lancaster |publisher=Pascal Press |date=2004 |isbn=978-1-74125175-3 |page=180 |chapter=10. The Software Developer's View of the Hardware §Half Adders, §Full Adders |chapter-url={{GBurl|PZkDpS4m0fMC|p=180}} }}</ref> <ref name="Mano_1979">{{cite book |author-first=M. Morris |author-last=Mano |title=Digital Logic and Computer Design |publisher=[[Prentice-Hall]] |date=1979 |isbn=978-0-13-214510-7 |oclc=1413827071 |pages=[https://archive.org/details/digitallogiccomp00mano/page/119 119–123] |url-access=registration |url=https://archive.org/details/digitallogiccomp00mano/page/119 }}</ref> <ref name="Adder">{{cite book |title=Design and Implementation of Carry Select Adder Using T-Spice |author-first=Pinaki |author-last=Satpathy |publisher=Anchor Academic Publishing |date=2016 |isbn=978-3-96067058-2 |page=22 |chapter=3. Design of Multi-Bit Full Adder using different logic §3.1 4-bit full Adder |chapter-url={{GBurl|F_AWDQAAQBAJ|p=22}} }}</ref> <ref name="Burgess_2011">{{cite conference |conference=[[20th IEEE Symposium on Computer Arithmetic]] |title=Fast Ripple-Carry Adders in Standard-Cell CMOS VLSI |author-last=Burgess |author-first=Neil |pages=103–111 |date=2011 |doi=10.1109/ARITH.2011.23 |isbn=978-1-4244-9457-6 |url=https://ieeexplore.ieee.org/document/5992115 |url-access=subscription }}</ref> <ref name="Brent-Kung_1982">{{cite journal |author-first1=Richard Peirce |author-last1=Brent |author-link1=Richard Peirce Brent |author-first2=Hsiang Te |author-last2=Kung |title=A Regular Layout for Parallel Adders |journal=[[IEEE Transactions on Computers]] |volume=C-31 |issue=3 |date=March 1982 |pages=260–264 |issn=0018-9340 |doi=10.1109/TC.1982.1675982|s2cid=17348212 |url=http://www.dtic.mil/get-tr-doc/pdf?AD=ADA074455 |archive-url=https://web.archive.org/web/20170924184528/http://www.dtic.mil/get-tr-doc/pdf?AD=ADA074455 |url-status=dead |archive-date=September 24, 2017 |url-access=subscription }}</ref> <ref name="Kogge-Stone_1973">{{cite journal |author-last1=Kogge |author-first1=Peter Michael |author-link=Peter Michael Kogge |author-last2=Stone |author-first2=Harold S. |title=A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations |journal=[[IEEE Transactions on Computers]] |date=August 1973 |volume=C-22 |issue=8 |pages=786–793 |doi=10.1109/TC.1973.5009159|s2cid=206619926 }}</ref> <ref name="ULVD_2015">{{cite book |first1=Nele |last1=Reynders |first2=Wim |last2=Dehaene |title=Ultra-Low-Voltage Design of Energy-Efficient Digital Circuits |series=Analog Circuits and Signal Processing |date=2015 |publisher=[[Springer International Publishing AG Switzerland|Springer]] |isbn=978-3-319-16135-8 |issn=1872-082X |doi=10.1007/978-3-319-16136-5 |lccn=2015935431}}</ref> }}
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)