Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
AVR microcontrollers
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
=== Features === AVRs offer a wide range of features: * Multifunction, bi-directional general-purpose I/O ports with configurable, built-in [[pull-up resistor]]s * Multiple internal oscillators, including RC oscillator without external parts * Internal, self-programmable instruction [[flash memory]] up to 256 KB (384 KB on XMega) ** [[In-system programming|In-system programmable]] using serial/parallel low-voltage proprietary interfaces or [[JTAG]] ** Optional boot code section with independent lock bits for protection * On-chip debugging (OCD) support through JTAG or [[debugWIRE]] on most devices ** The JTAG signals (TMS, TDI, TDO, and TCK) are multiplexed on [[General Purpose Input/Output|GPIOs]]. These pins can be configured to function as JTAG or GPIO depending on the setting of a [[fuse bit]], which can be programmed via [[in-system programming]] (ISP) or HVSP. By default, AVRs with JTAG come with the JTAG interface enabled. ** [[debugWIRE]] uses the /RESET pin as a bi-directional communication channel to access on-chip debug circuitry. It is present on devices with lower pin counts, as it only requires one pin. * Internal data [[EEPROM]] up to 4 KB * Internal [[Static random-access memory|SRAM]] up to 16 KB (32 KB on XMega) * External 64 KB little endian data space on certain models, including the Mega8515 and Mega162. ** The external data space is overlaid with the internal data space, such that the full 64 KB address space does not appear on the external bus and accesses to e.g. address 0100<sub>16</sub> will access internal RAM, not the external bus. ** In certain members of the XMega series, the external data space has been enhanced to support both SRAM and SDRAM. As well, the data addressing modes have been expanded to allow up to 16 MB of data memory to be directly addressed. * 8-bit and 16-bit timers ** [[Pulse-width modulation|PWM]] output (some devices have an enhanced PWM peripheral which includes a dead-time generator) ** Input capture that record a time stamp triggered by a signal edge * analog comparator * 10 or 12-bit [[Analog-to-digital converter|A/D converters]], with multiplex of up to 16 channels * 12-bit [[Digital-to-analog converter|D/A converters]] * A variety of serial interfaces, including ** [[I²C]] compatible Two-Wire Interface (TWI) ** Synchronous/asynchronous serial peripherals ([[Universal asynchronous receiver/transmitter|UART]]/USART) (used with [[RS-232]], [[RS-485]], and more) ** [[Serial Peripheral Interface Bus]] (SPI) ** Universal Serial Interface (USI): a multi-purpose hardware communication module that can be used to implement an SPI,<ref>{{cite web|url=http://www.atmel.com/images/doc2582.pdf |archive-url=https://web.archive.org/web/20120617084714/http://www.atmel.com/images/doc2582.pdf |archive-date=2012-06-17 |url-status=live|title=AVR319: Using the USI module for SPI communication|date=2004|publisher=[[Atmel]]|access-date=10 June 2014}}</ref> I<sup>2</sup>C<ref>{{cite web|url=http://www.atmel.com/images/atmel-2561-using-the-usi-module-as-a-i2c-master_ap-note_avr310.pdf |archive-url=https://web.archive.org/web/20140714124026/http://www.atmel.com/images/atmel-2561-using-the-usi-module-as-a-i2c-master_ap-note_avr310.pdf |archive-date=2014-07-14 |url-status=live|title=Atmel AVR310: Using the USI Module as a I<sup>2</sup>C Master|date=2013|publisher=[[Atmel]]|access-date=10 June 2014}}</ref><ref>{{cite web|url=http://www.atmel.com/Images/doc2560.pdf |archive-url=https://web.archive.org/web/20140714214646/http://www.atmel.com/Images/doc2560.pdf |archive-date=2014-07-14 |url-status=live|title=AVR312: Using the USI module as a I<sup>2</sup>C slave|date=2005|publisher=[[Atmel]]|access-date=10 June 2014}}</ref> or UART<ref>{{cite web|url=http://www.atmel.com/Images/doc4300.pdf |archive-url=https://web.archive.org/web/20140714141508/http://www.atmel.com/Images/doc4300.pdf |archive-date=2014-07-14 |url-status=live|title=AVR307: Half Duplex UART Using the USI Module|date=2003|publisher=[[Atmel]]|access-date=10 June 2014}}</ref> interface. * [[Brownout (electricity)|Brownout]] detection * [[Watchdog timer]] (WDT) * Multiple power-saving sleep modes * Lighting and motor control ([[Pulse-width modulation|PWM]]-specific) controller models * [[Controller area network|CAN]] controller support * [[Universal Serial Bus|USB]] controller support ** Proper full-speed (12 Mbit/s) hardware & Hub controller with embedded AVR. ** Also freely available low-speed (1.5 Mbit/s) ([[Human interface device|HID]]) [[Bit-banging|bitbanging]] software emulations * [[Ethernet]] controller support * [[Liquid crystal display|LCD]] controller support * Low-voltage devices operating down to 1.8 V (to 0.7 V for parts with built-in DC–DC upconverter) * picoPower devices * [[Direct memory access|DMA]] controllers and "event system" peripheral communication. * Fast cryptography support for [[Advanced Encryption Standard|AES]] and [[Data Encryption Standard|DES]]
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)