Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Verilog
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
==Program Language Interface (PLI)== The PLI provides a programmer with a mechanism to transfer control from Verilog to a program function written in C language. It is officially [[deprecated]] by IEEE Std 1364-2005 in favor of the newer [[Verilog Procedural Interface]], which completely replaces the PLI. The PLI (now VPI) enables Verilog to cooperate with other programs written in the C language such as [[test harness]]es, [[instruction set simulator]]s of a [[microcontroller]], [[debugger]]s, and so on. For example, it provides the C functions <code>tf_putlongp()</code> <ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=652 |title=IEEE Standard Verilog® Hardware Description Language |page=652(25.38) |accessdate=2023-11-12}}</ref> and <code>tf_getlongp()</code><ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=628 |title=IEEE Standard Verilog® Hardware Description Language |page=628(25.28) |accessdate=2023-11-12}}</ref> which are used to write and read the 64-bit integer argument of the current Verilog task or function, respectively. For 32-bit integers, <code>tf_putp()</code><ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=653 |title=IEEE Standard Verilog® Hardware Description Language |page=653(25.39) |accessdate=2023-11-25}}</ref> and <code>tf_getp()</code><ref>{{cite web| url=https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_verilogHDL_1364-2001.pdf#page=631 |title=IEEE Standard Verilog® Hardware Description Language |page=631(25.21) |accessdate=2023-11-25}}</ref> are used.
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)