Editing Peripheral Component Interconnect (section)

====Combining====
Write transactions to consecutive addresses may be combined into a longer burst write, as long as the order of the accesses in the burst is the same as the order of the original writes.  It is permissible to insert extra data phases with all byte enables turned off if the writes are almost consecutive.