Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
36-bit computing
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
== Other uses in electronics == The LatticeECP3 [[FPGA]]s from [[Lattice Semiconductor]] include [[Binary multiplier|multiplier]] slices that can be configured to support the multiplication of two 36-bit numbers.<ref>{{cite web|url=https://www.latticesemi.com/view_document?document_id=32322|title=LatticeECP3 sysDSP Usage Guide|publisher=[[Lattice Semiconductor]]|access-date=April 29, 2019}}</ref> The DSP block in [[Altera]] Stratix FPGAs can do 36-bit additions and multiplications.<ref>{{cite web|url=http://www.altera.com/devices/fpga/stratix-fpgas/stratix/stratix/features/stx-dsp.html|title=Digital Signal Processing (DSP) Blocks in Stratix Devices|publisher=[[Altera]]+accessdate=December 27, 2013}}</ref>
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)