Editing Simultaneous multithreading (section)

==Taxonomy==
In processor design, there are two ways to increase on-chip parallelism with fewer resource requirements: one is superscalar technique which tries to exploit [[instruction-level parallelism]] (ILP); the other is multithreading approach exploiting [[thread-level parallelism]] (TLP).

Superscalar means executing multiple instructions at the same time while thread-level parallelism (TLP) executes instructions from multiple threads within one processor chip at the same time. There are many ways to support more than one thread within a chip, namely:
* Interleaved multithreading: Interleaved issue of multiple instructions from different threads, also referred to as [[temporal multithreading]]. It can be further divided into fine-grained multithreading or coarse-grained multithreading depending on the frequency of interleaved issues. '''Fine-grained''' multithreading—such as in a [[barrel processor]]—issues instructions for different threads after every cycle, while '''coarse-grained''' multithreading only switches to issue instructions from another thread when the current executing thread causes some long latency events (like page fault etc.). Coarse-grain multithreading is more common for less context switch between threads. For example, Intel's [[Montecito (processor)|Montecito]] processor uses coarse-grained multithreading, while Sun's [[UltraSPARC T1]] uses fine-grained multithreading. For those processors that have only one pipeline per core, interleaved multithreading is the only possible way, because it can issue at most one instruction per cycle.
* Simultaneous multithreading (SMT): Issue multiple instructions from multiple threads in one cycle. The processor must be superscalar to do so.
* Chip-level multiprocessing (CMP or [[Multi-core (computing)|multicore]]): integrates two or more processors into one chip, each executing threads independently.
* Any combination of multithreaded/SMT/CMP.

The key factor to distinguish them is to look at how many instructions the processor can issue in one cycle and how many threads from which the instructions come. For example, Sun Microsystems' UltraSPARC T1 is a multicore processor combined with fine-grain multithreading technique instead of simultaneous multithreading because each core can only issue one instruction at a time.