Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
TLS acceleration
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
=== Central processor support === Modern [[x86]] CPUs support [[Advanced Encryption Standard]] (AES) encoding and decoding in hardware, using the [[AES instruction set]] proposed by Intel in March 2008. [[Allwinner Technology]] provides a hardware cryptographic accelerator in its A10, A20, A30 and A80 [[ARM architecture|ARM]] [[system-on-chip]] series, and all ARM CPUs have acceleration in the later ARMv8 architecture. The accelerator provides the [[RSA (cryptosystem)|RSA]] public-key algorithm, several widely used [[symmetric-key algorithm]]s, [[cryptographic hash function]]s, and a cryptographically secure [[pseudo-random number generator]].<ref>[http://lists.infradead.org/pipermail/linux-arm-kernel/2014-October/295267.html [PATCH v5] crypto: Add Allwinner Security System crypto accelerator] on Linux ARM kernel mailing list</ref>
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)