Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Clock rate
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
== Research == Engineers continue to find new ways to design CPUs that settle a little more quickly or use slightly less energy per transition, pushing back those limits, producing new CPUs that can run at slightly higher clock rates. The ultimate limits to energy per transition are explored in [[reversible computing]]. The first fully reversible CPU, the Pendulum, was implemented using standard CMOS transistors in the late 1990s at the Massachusetts Institute of Technology.<ref> {{Cite web |last=Frank |first=Michael |title=The Reversible and Quantum Computing Group (Revcomp) |url=https://www.cise.ufl.edu/research/revcomp/ |access-date=2024-03-17 |website=www.cise.ufl.edu}} </ref><ref> {{Cite web |last=Swaine |first=Michael |date=2004 |title=Backward to the Future |url=http://www.drdobbs.com/backward-to-the-future/184405563 |access-date=2024-03-17 |website=Dr. Dobb's}} </ref><ref> Michael P. Frank. [http://www.zettaflops.org/PES/frank.html "Reversible Computing: A Requirement for Extreme Supercomputing"]. </ref><ref> Matthew Arthur Morrison. [http://scholarcommons.usf.edu/cgi/viewcontent.cgi?article=6278&context=etd "Theory, Synthesis, and Application of Adiabatic and Reversible Logic Circuits For Security Applications"]. 2014. </ref> Engineers also continue to find new ways to design CPUs so that they complete more instructions per clock cycle, thus achieving a lower [[cycles per instruction|CPI]] (cycles or clock cycles per instruction) count, although they may run at the same or a lower clock rate as older CPUs. This is achieved through architectural techniques such as [[instruction pipelining]] and [[out-of-order execution]] which attempts to exploit [[instruction level parallelism]] in the code.
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)