Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Celeron
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
==== Coppermine-128 ==== {{multiple image | total_width = 320 | image1 = Celeron Coppermine-128 600.jpg | caption1 = Celeron ''Coppermine 128'' 600 MHz ([[FC-PGA]] package) | image2 = Celeron Coppermine-128 600 back.jpg | caption2 = Underside of a Celeron ''Coppermine 128'', 600 MHz }} The next generation Celeron was the '' '[[Coppermine (microprocessor)|Coppermine]]-128' '' (sometimes known as the ''Celeron II''). These were a derivative of Intel's ''Coppermine'' [[Pentium III]] and were released on March 29, 2000.<ref>{{cite news |last=Hachman |first=Mark |title=Intel launches Celerons with SIMD instruction-set extensions |url=http://www.my-esm.com/digest/story/OEG20000329S0006 |publisher=My-ESM |date=March 29, 2000 |access-date=July 31, 2007 |archive-url=https://web.archive.org/web/20070927070052/http://www.my-esm.com/digest/story/OEG20000329S0006 |archive-date=September 27, 2007 |url-status=dead |df=dmy }}</ref> This Celeron used a Coppermine core with half of its L2 cache switched off, resulting in 128 KB of 4-way associative on-chip L2 cache as on the Mendocino, and was initially likewise restricted to a 66 MHz Front Side Bus speed. Despite the halved associativity on the L2 cache, which reduced hit rates compared to the full Coppermine design, it kept the 256-bit wide L2 cache bus, which meant an advantage compared to Mendocino and older Katmai/Pentium II designs, which all had a 64-bit datapath to their L2 caches.<ref>{{cite web|url=https://www.anandtech.com/show/519/5|title=Intel Celeron 600 "Coppermine128"|first=Anand Lal|last=Shimpi|website=anandtech.com|access-date=April 4, 2018}}</ref><ref>{{cite web|url=https://www.anandtech.com/show/568/2|title=Intel Celeron 700|first=Anand Lal|last=Shimpi|website=anandtech.com|access-date=April 4, 2018}}</ref> [[Streaming SIMD Extensions|SSE]] instructions were also enabled. All Coppermine-128s were produced in the same [[FCPGA]] Socket 370 format that most Coppermine Pentium III CPUs used. These Celeron processors began at 533 MHz and continued through 566, 600, 633, 667, 700, 733, and 766 MHz. Because of the limitations of the 66 MHz bus, there were diminishing returns on performance as clock rates increased. On January 3, 2001, Intel switched to a 100 MHz bus with the launch of the 800 MHz Celeron, resulting in a significant performance-per-clock improvement.<ref>{{cite news|last=Lal Shimpi| first=Anand| author-link=Anand Lal Shimpi | title=Intel Celeron 800: The first 100 MHz FSB Celeron | url=http://www.anandtech.com/showdoc.aspx?i=1393&p=1 | publisher=[[AnandTech]]|date=January 3, 2001|access-date=July 30, 2007}}</ref> All Coppermine-128 CPUs from 800 MHz and higher use the 100 MHz front side bus. Various models were made at 800, 850, 900, 950, 1000, and 1100 MHz. In Intel's "Family/Model/Stepping" scheme, Coppermine Celerons and Pentium IIIs are family 6, model 8 and their Intel product code is 80526.
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)