Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Nios II
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
== Nios II CPU family == Nios II classic is offered in 3 different configurations: Nios II/f (fast), Nios II/s (standard), and Nios II/e (economy). Nios II gen2 is offered in 2 different configurations: Nios II/f (fast), and Nios II/e (economy). === Nios II/f === The Nios II/f core is designed for maximum performance at the expense of core size. Features of Nios II/f include: * Separate instruction and data caches (512 [[byte|B]] to 64 [[kilobyte|KB]]) * Optional [[memory management unit|MMU]] or [[Memory protection unit|MPU]] * Access to up to 2 [[gigabyte|GB]] of external address space * Optional tightly coupled memory for instructions and data * Six-stage pipeline to achieve maximum [[DMIPS]]/MHz * Single-cycle hardware multiply and barrel shifter * Optional hardware divide option * Dynamic [[branch predictor|branch prediction]] * Up to 256 custom instructions and unlimited hardware accelerators * [[JTAG]] debug module * Optional JTAG debug module enhancements, including hardware breakpoints, data triggers, and real-time trace === Nios II/s === Nios II/s core is designed to maintain a balance between performance and cost. This core implementation is not longer supported for Altera Quartus II v.17 and newer. Features of Nios II/s include: * Instruction cache * Up to 2 GB of external address space * Optional tightly coupled memory for instructions * Five-stage pipeline * Static branch prediction * Hardware multiply, divide, and shift options * Up to 256 custom instructions * [[JTAG]] debug module * Optional JTAG debug module enhancements, including hardware breakpoints, data triggers, and real-time trace === Nios II/e === The Nios II/e core is designed for smallest possible logic utilization of FPGAs. This is especially efficient for low-cost Cyclone II FPGA applications. Features of Nios II/e include: * Up to 2 GB of external address space * [[JTAG]] debug module * Complete systems in fewer than 700 [[Logic block#Architecture|LE]]s * Optional debug enhancements * Up to 256 custom instructions * Free, no license required
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)