Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Mentor Graphics
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
=== Electronic design automation === *[[Integrated circuit layout]] full-custom and [[schematic-driven layout]] (SDL) tools such as ''IC Station'' or ''Memory Builder'', a first industry tool for rapid embedded memory design that helped to develop single- or dual-port [[random-access memory|RAM]] ([[Synchronous dynamic random-access memory|synchronous]] and [[Dynamic_random-access_memory#Asynchronous_DRAM|asynchronous]]), as well as diffusion and metal read only memories (ROM) *IC [[place and route]] tool: ''Aprisa'' *IC Verification tools such as ''Calibre nmDRC'', ''Calibre nmLVS'', ''Calibre xRC, Calibre xACT 3D, Calibre xACT'' * IC Design for Manufacturing tools such as'' Calibre LFD, Calibre YieldEnhancer, Calibre,'' and ''YieldAnalyzer'' *[[Schematic capture]] editors for [[circuit diagram|electronic schematic]]s such as ''Xpedition Designer'' *[[Layout (fabrication)|Layout]] and design tools for [[printed circuit board]]s with programs such as ''PADS'', ''Xpedition Layout'', ''HyperLynx'' and ''Valor NPI'' *[[Falcon Framework]], software application framework<ref>{{cite web |last1=Krishnakumar |first1=Anish Nallamur |title=Design and Run-Time Resource Management of Domain-Specific Systems-on-Chip (DSSoCs) |url=https://elab.ece.wisc.edu/wp-content/uploads/sites/1634/2022/03/Anish-Prelims-Report-v2.pdf |website=eLab: Energy Efficient Embedded Exploration |publisher=University of Wisconsin-Madison |access-date=19 May 2023 |date=January 20, 2022}}</ref> *Component library management tools *[[Semiconductor intellectual property core|IP core]]s for ASIC and FPGA designs
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)