Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Pin grid array
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
== Pin layout == === Staggered pin === The staggered pin grid array (SPGA) is used by Intel processors based on [[Socket 5]] and [[Socket 7]]. [[Socket 8]] used a partial SPGA layout on half the processor. [[File:Socket 7.jpg|right|thumb|300px|An example of a socket for a staggered pin grid array package]] [[File:Cyrix IBM CPU 6x86MX PR200 bottom.jpg|thumb|View of the socket 7 321-pin connectors of a CPU]] It consists of two square arrays of pins, offset in both directions by half the minimum distance between pins in one of the arrays. Put differently: within a square boundary the pins form a diagonal square [[Lattice (group)|lattice]]. There is generally a section in the center of the package without any pins. SPGA packages are usually used by devices that require a higher pin density than what a PGA can provide, such as [[microprocessor]]s. === Stud === A stud grid array (SGA) is a short-pinned pin grid array chip scale package for use in [[surface-mount technology]]. The polymer stud grid array or plastic stud grid array was developed jointly by the [[Interuniversity Microelectronics Centre]] (IMEC) and [[Laboratory for Production Technology]], [[Siemens AG]].<ref>{{cite web|url=http://www.jsits.com/bga-socket/bga_summary.htm |title=BGA socket/BGA ์์ผ |publisher=Jsits.com |access-date=2015-06-05}}</ref><ref>[http://www.atplas.com/de/index/mr_index/mr_news/mr_news_business/mr_news_business-fullpage.htm?printout=1&id=7921 link] {{in lang|de}} {{webarchive |url=https://web.archive.org/web/20111001232205/http://www.atplas.com/de/index/mr_index/mr_news/mr_news_business/mr_news_business-fullpage.htm?printout=1&id=7921 |date=October 1, 2011 }}</ref> === rPGA === The reduced pin grid array was used by the socketed mobile variants of Intel's Core i3/5/7 processors and features a reduced pin pitch of 1{{nbsp}}mm,<ref>{{cite web|title=Molex Sockets for Servers, Desktops and Notebooks Earn Intelยฎ Validation|url=http://www.molex.com/mx_upload/editorial/833/Sockets_earn_intel_validation_pr.html|access-date=2016-03-15|archive-date=2019-12-09|archive-url=https://web.archive.org/web/20191209133509/http://www.molex.com/mx_upload/editorial/833/Sockets_earn_intel_validation_pr.html|url-status=dead}}</ref> as opposed to the 1.27{{nbsp}}mm pin pitch used by contemporary AMD processors and older Intel processors. It is used in the [[Socket G1|G1]], [[Socket G2|G2]], and [[Intel Socket G3|G3]] sockets.
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)