Zilog Z180

Revision as of 16:55, 16 June 2024 by imported>RickyCourtney (Fix short description)
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Template:Short description

File:KL Zilog Z180.jpg
Older Z180 in 68-pin PLCC package (the smaller 80-pin QFP and LQFP packages are more common today.)

The Zilog Z180 is an 8-bit microprocessor designed by Zilog as a successor to the Z80. It is compatible with the large base of software written for the Z80.<ref>{{#invoke:citation/CS1|citation |CitationClass=web }}</ref> The Z180 family adds higher performance and integrated peripheral functions like clock generator, 16-bit counters/timers, interrupt controller, wait-state generators, serial ports and a DMA controller.<ref>Template:Cite book</ref> It uses separate read and write strobes, sharing similar timings with the Z80 and Intel processors.<ref>Template:Cite book</ref> The on-chip memory management unit (MMU) has the capability of addressing up to 1 MB of memory. It is possible to configure the Z180 to operate as the Hitachi HD64180.<ref>{{#invoke:citation/CS1|citation |CitationClass=web }}</ref>

VariantsEdit

Chip Speed (MHz) Timers I/O Comm. Contr. Others
Z80180 6, 8, 10 2 N/S CPU 1 MB MMU, 2xDMAs, 2xUARTs
Z80181 10 1 16 CPU 1 MB MMU, 2xDMAs, 2xUARTs
Z80182 16, 20, 33 2 Clock, Serial, 24 ESCC, CSIO, UART, PIO S180 Megacell, 2xESCC channels, 3*8bit IO, 16550 MIMIC
Z80185/Z80195 20, 33 4 7/24 SCC, CSIO, UART
Z8L180 20 2 Clock Serial CSIO, UART 1 MB MMU, 2xDMAs, 2xUARTs, 3.3 V Operation
Z8L182 20 2 Clock, Serial, 24 ESCC, CSIO, UART, PIO S180 Megacell, 2xESCC channels, 3*8bit IO, 16550 MIMIC, 3.3V operation
Z8S180 10, 20, 33 2 Clock Serial UART, DMA 1 MB MMU, 2xDMAs, 2xUARTs
Z8S183 10, 20, 33 2 Clock Serial UART, DMA citation CitationClass=web

}}</ref>

Z8S189 10, 20, 33 2 Clock Serial UART, DMA citation CitationClass=web

}}</ref>

Z80182Edit

The Zilog Z80182, introduced in 1997, is an enhanced, faster version of the older Z80 and is part of the Z180 microprocessor family. It is nicknamed the Zilog Intelligent Peripheral Controller (ZIP). It is also fully static (the clock can be halted and no data in the registers will be lost)Template:Citation needed and has a low EMI option that reduces the slew rate of the outputs.Template:Citation needed

The Z80182 can operate at 33 MHz with an external oscillator for 5-volt operation, or at 20 MHz using the internal oscillator for 3.3-volt operation.<ref>Template:Cite book</ref>

ReferencesEdit

Template:Reflist

Further readingEdit

  • {{#invoke:citation/CS1|citation

|CitationClass=web }}

  • {{#invoke:citation/CS1|citation

|CitationClass=web }}

External linksEdit

  • {{#invoke:citation/CS1|citation

|CitationClass=web }}

  • {{#invoke:citation/CS1|citation

|CitationClass=web }}

  • {{#invoke:citation/CS1|citation

|CitationClass=web }}

  • {{#invoke:citation/CS1|citation

|CitationClass=web }}

{{#invoke:Navbox|navbox}}