Open main menu
Home
Random
Recent changes
Special pages
Community portal
Preferences
About Wikipedia
Disclaimers
Incubator escapee wiki
Search
User menu
Talk
Dark mode
Contributions
Create account
Log in
Editing
Xilinx
(section)
Warning:
You are not logged in. Your IP address will be publicly visible if you make any edits. If you
log in
or
create an account
, your edits will be attributed to your username, along with other benefits.
Anti-spam check. Do
not
fill this in!
===Recent history=== In 2011, the company introduced the [[Virtex (FPGA)|Virtex-7]] 2000T, the first product based on 2.5D stacked silicon (based on [[Interposer|silicon interposer]] technology) to deliver larger FPGAs than could be built using standard monolithic silicon.<ref name=":6">PR Newswire "[https://www.prnewswire.com/news-releases/xilinx-ships-worlds-highest-capacity-fpga-and-shatters-industry-record-for-number-of-transistors-by-2x-132515558.html Xilinx ships world's highest capacity FPGA and shatters industry record for number of transistors by 2x] {{Webarchive|url=https://web.archive.org/web/20180612163845/https://www.prnewswire.com/news-releases/xilinx-ships-worlds-highest-capacity-fpga-and-shatters-industry-record-for-number-of-transistors-by-2x-132515558.html |date=2018-06-12 }}" October 2011. Retrieved May 1st, 2018</ref> Xilinx then adapted the technology to combine formerly separate components in a single chip, first combining an FPGA with [[transceiver]]s based on heterogeneous process technology to boost bandwidth capacity while using less power.<ref>Clive Maxfield, [[EETimes]]. "[http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4374071/Xilinx-ships-the-world-s-first-heterogeneous-3D-FPGA Xilinx ships the world’s first heterogeneous 3D FPGA] {{Webarchive|url=https://web.archive.org/web/20120604063253/http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4374071/Xilinx-ships-the-world-s-first-heterogeneous-3D-FPGA |date=2012-06-04 }}." May 30, 2012. Retrieved June 12, 2012.</ref> According to former Xilinx [[Chief executive officer|CEO]] Moshe Gavrielov, the addition of a heterogeneous communications device, combined with the introduction of new [[software]] tools and the Zynq-7000 line of 28 nm [[System on a chip|SoC]] devices that combine an [[ARM core]] with an [[Field-programmable gate array|FPGA]], are part of shifting its position from a programmable logic device supplier to one delivering “all things programmable”.<ref name=ElectronicProductNews15May2012>Electronic Product News. "[http://www.epn-online.com/page/new188150/with-moshe-gavrielov-president-ceo-xilinx.html Interview with Moshe Gavrielov, president, CEO, Xilinx] {{Webarchive|url=https://web.archive.org/web/20180612141756/http://www.epn-online.com/page/new188150/with-moshe-gavrielov-president-ceo-xilinx.html |date=2018-06-12 }}." May 15, 2012. Retrieved June 12, 2012.</ref> In addition to Zynq-7000, Xilinx product lines include the [[Virtex (FPGA)|Virtex]], Kintex and Artix series, each including configurations and models optimized for different applications.<ref name="thirtythree">DSP-FPGA.com. [http://www.dsp-fpga.com/products/search/index.php?q=xilinx+fpga&op=cn&max=40 Xilinx FPGA Products] {{Webarchive|url=https://web.archive.org/web/20201011022312/https://militaryembedded.com/ |date=2020-10-11 }}.” April 2010. Retrieved June 10, 2010.</ref> In April 2012, the company introduced the [[Xilinx Vivado|Vivado Design Suite]] - a next-generation [[System on a chip|SoC]]-strength design environment for advanced electronic system designs.<ref name="EETimes25Apr2012">Brian Bailey, EE Times. "[http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software Second generation for FPGA software] {{Webarchive|url=https://web.archive.org/web/20130116073612/http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software |date=2013-01-16 }}." Apr 25, 2012. Retrieved Dec 21, 2012.</ref> In May, 2014, the company shipped the first of the next generation FPGAs: the 20[[Nanometre|nm]] UltraScale.<ref name=XCellDaily>{{cite web|url=http://forums.xilinx.com/t5/Xcell-Daily-Blog/Xilinx-ships-first-20nm-Virtex-UltraScale-FPGA-Why-this-matters/ba-p/458488|title=Xilinx ships first 20nm Virtex UltraScale FPGA – W... - Xilinx User Community Forums|access-date=August 16, 2015|archive-date=July 21, 2015|archive-url=https://web.archive.org/web/20150721065628/http://forums.xilinx.com/t5/Xcell-Daily-Blog/Xilinx-ships-first-20nm-Virtex-UltraScale-FPGA-Why-this-matters/ba-p/458488|url-status=live}}</ref> In September 2017, [[Amazon (company)|Amazon]] and Xilinx started a campaign for FPGA adoption. This campaign enables [[Amazon Web Services|AWS]] Marketplace's [[Amazon Machine Image]]s (AMIs) with associated Amazon FPGA Instances created by partners. The two companies released software development tools to simplify the creation of FPGA technology. The tools create and manage the machine images created and sold by partners.<ref name="FBS13Dec2016">Karl Freund, [[Forbes (magazine)]]. "[https://www.forbes.com/sites/moorinsights/2016/12/13/amazons-xilinx-fpga-cloud-why-this-may-be-a-significant-milestone/#39772bfe370d Amazon's Xilinx FPGA Cloud: Why This May Be A Significant Milestone] {{Webarchive|url=https://web.archive.org/web/20180612144551/https://www.forbes.com/sites/moorinsights/2016/12/13/amazons-xilinx-fpga-cloud-why-this-may-be-a-significant-milestone/#39772bfe370d |date=2018-06-12 }}." December 13, 2016. Retrieved April 26, 2018.</ref><ref name="FBS27Sep2017">Karl Freund, [[Forbes (magazine)]]. "[https://www.forbes.com/sites/moorinsights/2017/09/27/amazon-and-xilinx-deliver-new-fpga-solutions/#e1f32802370a Amazon And Xilinx Deliver New FPGA Solutions] {{Webarchive|url=https://web.archive.org/web/20180612144555/https://www.forbes.com/sites/moorinsights/2017/09/27/amazon-and-xilinx-deliver-new-fpga-solutions/#e1f32802370a |date=2018-06-12 }}." September 27, 2017. Retrieved April 26, 2018.</ref> In July 2018, Xilinx acquired DeepPhi Technology, a [[China|Chinese]] [[machine learning]] [[Startup company|startup]] founded in 2016.<ref name=":4">{{Cite web|url=https://www.anandtech.com/show/13098/xilinx-acquires-deepphi-tech-ml-startup|title=Xilinx Acquires DEEPhi Tech ML Startup|date=19 July 2018|website=AnandTech|url-status=live|archive-url=https://web.archive.org/web/20200212194101/https://www.anandtech.com/show/13098/xilinx-acquires-deepphi-tech-ml-startup|archive-date=12 February 2020}}</ref><ref>{{Cite news|url=https://www.scientific-computing.com/news/xilinx-acquires-deephi-tech|title=Xilinx acquires DeePhi Tech|date=19 July 2018|work=Scientific Computing World|url-status=live|archive-date=11 October 2020|archive-url=https://web.archive.org/web/20201011022311/https://www.scientific-computing.com/news/xilinx-acquires-deephi-tech}}</ref> In October 2018, the Xilinx Virtex UltraScale+ FPGAs and NGCodec's H.265 video encoder were used in a cloud-based video coding service using the [[High Efficiency Video Coding]] (HEVC).<ref>{{Cite web|url=https://www.design-reuse.com/news/44920/xilinx-huawei-fpga-cloud-based-real-time-video-streaming-china.html|title=Xilinx and Huawei Announce the First FPGA Cloud-based Real-time Video Streaming Solution in China|website=Design And Reuse|language=en|access-date=2019-11-06|archive-date=2019-11-06|archive-url=https://web.archive.org/web/20191106192131/https://www.design-reuse.com/news/44920/xilinx-huawei-fpga-cloud-based-real-time-video-streaming-china.html|url-status=live}}</ref> The combination enables video streaming with the same visual quality as that using GPUs, but at 35%-45% lower bitrate.<ref>{{Cite web|url=https://www.algodone.com/from-ngcodec-to-huawei-salt-is-the-bridge-to-a-new-era-of-hardware-monetization/|title=From NGCodec to Huawei, SALT is the bridge to a new era of hardware monetization|website=Algodone|language=en|access-date=2020-02-20|archive-date=2020-02-20|archive-url=https://web.archive.org/web/20200220195832/https://www.algodone.com/from-ngcodec-to-huawei-salt-is-the-bridge-to-a-new-era-of-hardware-monetization/|url-status=live}}</ref> In November 2018, the company's Zynq UltraScale+ family of multiprocessor system-on-chips was certified to [[safety integrity level]] (SIL) 3 HFT1 of the [[IEC 61508]] specification.<ref name=":2">{{Cite web|url=https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html|title=Xilinx Platform to Run AI Driven ZF Automotive Control Unit|website=finance.yahoo.com|date=7 January 2019 |language=en-US|access-date=2019-08-06|archive-date=2019-08-06|archive-url=https://web.archive.org/web/20190806152014/https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html|url-status=live}}</ref><ref>{{Cite web|url=https://www.smart2zero.com/news/zynq-ultrascale-family-now-offers-61508-certified-functional-safety|title=Zynq UltraScale+ family now offers 61508-certified functional safety|date=2018-11-20|website=Smart2.0|language=en|access-date=2019-08-06|archive-date=2019-08-06|archive-url=https://web.archive.org/web/20190806152024/https://www.smart2zero.com/news/zynq-ultrascale-family-now-offers-61508-certified-functional-safety|url-status=live}}</ref> With this certification, developers are able to use the [[Multi-processor system-on-chip|MPSoC]] platform in [[Artificial intelligence|AI]]-based safety applications of up to SIL 3, in industrial 4.0 platforms of automotive, aerospace, and AI systems.<ref>{{Cite web|url=https://finance.yahoo.com/news/xilinxs-zynq-mpsoc-platform-secures-121112160.html|title=Xilinx's Zynq MPSoC Platform Secures Exida Certification|website=finance.yahoo.com|date=21 November 2018 |language=en-US|access-date=2019-08-06|archive-date=2019-08-06|archive-url=https://web.archive.org/web/20190806152013/https://finance.yahoo.com/news/xilinxs-zynq-mpsoc-platform-secures-121112160.html|url-status=live}}</ref><ref>{{Cite web|url=https://www.eenewsembedded.com/news/xilinx-zynq-ultrascale-products-assessed-sil-3|title=Xilinx Zynq Ultrascale+ products assessed to SIL 3|date=2018-11-21|website=eeNews Embedded|language=en|access-date=2019-08-06|archive-date=2019-07-25|archive-url=https://web.archive.org/web/20190725150300/https://www.eenewsembedded.com/news/xilinx-zynq-ultrascale-products-assessed-sil-3|url-status=live}}</ref> In January 2019, ZF Friedrichshafen AG (ZF) worked with Xilinx's Zynq to power its ProAI automotive control unit, which is used to enable automated driving applications.<ref>{{Cite web|url=https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html|title=Xilinx Platform to Run AI Driven ZF Automotive Control Unit|website=finance.yahoo.com|date=7 January 2019 |language=en-US|access-date=2019-08-23|archive-date=2019-08-06|archive-url=https://web.archive.org/web/20190806152014/https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html|url-status=live}}</ref><ref>{{Cite web|url=https://evertiq.com/design/45374|title=Evertiq - Xilinx partners with ZF on autonomous driving development|website=evertiq.com|date=9 January 2019 |language=en|access-date=2019-08-23|archive-date=2019-08-23|archive-url=https://web.archive.org/web/20190823152626/https://evertiq.com/design/45374|url-status=live}}</ref><ref>{{Cite web|url=https://www.roadtraffic-technology.com/news/xilinx-zf-automated-driving/|title=Xilinx and ZF partner to jointly power automated driving|date=2019-01-08|website=Verdict Traffic|language=en-GB|access-date=2019-08-23|archive-date=2020-10-11|archive-url=https://web.archive.org/web/20201011022312/https://www.roadtraffic-technology.com/news/xilinx-zf-automated-driving/|url-status=live}}</ref> Xilinx's platform overlooks the aggregation, pre-processing, and distribution of real-time data, and accelerates the AI processing of the unit.<ref name=":2" /><ref>{{Cite web|url=https://www.mwee.com/news/xilinx-and-zf-collaborate-automated-driving|title=Xilinx and ZF to collaborate on automated driving|date=2019-01-07|website=www.mwee.com|language=en|access-date=2019-08-23|archive-date=2019-08-23|archive-url=https://web.archive.org/web/20190823152636/https://www.mwee.com/news/xilinx-and-zf-collaborate-automated-driving|url-status=live}}</ref> In November 2018, Xilinx migrated its defense-grade XQ UltraScale+ products to TSMC's 16 nm [[FinFET]] process.<ref>{{Cite web|url=https://www.eenewsanalog.com/news/xilinx-introduces-16nm-defense-grade-ultrascale-portfolio|title=Xilinx introduces 16nm Defense-Grade UltraScale+ Portfolio|date=2018-11-16|website=eeNews Analog|language=en|access-date=2019-08-29|archive-date=2019-08-29|archive-url=https://web.archive.org/web/20190829134910/https://www.eenewsanalog.com/news/xilinx-introduces-16nm-defense-grade-ultrascale-portfolio|url-status=live}}</ref><ref>{{Cite web|url=https://www.chipestimate.com/Xilinx-Advances-State-of-the-Art-in-Integrated-and-Adaptable-1542787200/Xilinx/news/46736|title=Xilinx Advances State-of-the-Art in Integrated and Adaptable Solutions for Aerospace and Defense with Introduction of 16nm Defense-Grade UltraScale+ Portfolio|website=www.chipestimate.com|access-date=2019-08-29|archive-date=2019-08-29|archive-url=https://web.archive.org/web/20190829134902/https://www.chipestimate.com/Xilinx-Advances-State-of-the-Art-in-Integrated-and-Adaptable-1542787200/Xilinx/news/46736|url-status=live}}</ref><ref>{{Cite web|url=https://www.electronicsweekly.com/news/business/542989-2018-11/|title=16nm for def-stan Ultra-Scale SoCs|last=Manners|first=David|date=2018-11-16|website=Electronics Weekly|language=en-GB|access-date=2019-08-29|archive-date=2019-08-29|archive-url=https://web.archive.org/web/20190829134904/https://www.electronicsweekly.com/news/business/542989-2018-11/|url-status=live}}</ref> The products included the industry's first defense-grade heterogeneous [[multi-processor]] SoC devices and encompassed the XQ Zynq UltraScale+ [[MPSoC]]s and RFSoCs as well as XQ UltraScale+ Kintex and Virtex FPGAs.<ref>{{Cite web|url=https://aerospacedefence.electronicspecifier.com/components-1/adaptable-solutions-with-16nm-defence-grade-ultrascale-portfolio|title=Adaptable Solutions with 16nm defence-grade UltraScale+ portfolio|website=aerospacedefence.electronicspecifier.com|access-date=2019-08-29|archive-date=2019-08-29|archive-url=https://web.archive.org/web/20190829134901/https://aerospacedefence.electronicspecifier.com/components-1/adaptable-solutions-with-16nm-defence-grade-ultrascale-portfolio|url-status=live}}</ref><ref>{{Cite web|url=https://chipsnwafers.electronicsforu.com/2018/11/17/highly-integrated-chips-suit-next-gen-aerospace-defense/|title=Highly-integrated Chips Enable Next-Gen Aerospace and Defense Apps|author=<!--Staff writer(s); no by-line.-->|date=2018-11-17|website=ChipsNWafers|language=en-US|access-date=2019-08-29|archive-date=2019-08-29|archive-url=https://web.archive.org/web/20190829134902/https://chipsnwafers.electronicsforu.com/2018/11/17/highly-integrated-chips-suit-next-gen-aerospace-defense/|url-status=live}}</ref> That same month the company expanded its Alveo data center accelerator cards portfolio with the Alveo U280.<ref>{{Cite web|url=https://www.electronicdesign.com/industrial-automation/xilinx-s-compact-fpga-card-heads-edge|title=Xilinx's Compact FPGA Card Heads to the Edge|date=2019-08-07|website=Electronic Design|language=en|access-date=2019-09-05|archive-date=2019-09-05|archive-url=https://web.archive.org/web/20190905131419/https://www.electronicdesign.com/industrial-automation/xilinx-s-compact-fpga-card-heads-edge|url-status=live}}</ref> The initial Alveo line included the U200 and U250, which featured 16 nm UltraScale+ Virtex FPGAs and [[DDR4 SDRAM]].<ref>{{Cite web|url=https://www.linleygroup.com/newsletters/newsletter_detail.php?num=5978&year=2019&tag=3|title=Linley Group Newsletter|website=The Linley Group|url-status=live|archive-url=https://web.archive.org/web/20201011022311/https://www.linleygroup.com/newsletters/newsletter_detail.php?num=5978&year=2019&tag=3|archive-date=2020-10-11}}</ref> Those two cards were launched in October 2018 at the Xilinx Developer Forum.<ref name=":3">{{Cite news|url=https://www.datacenterdynamics.com/news/xilinx-unveils-versal-acap-chip-and-alveo-accelerators-data-center/|title=Xilinx unveils Versal ACAP chip and Alveo accelerators for the data center|website=www.datacenterdynamics.com|language=en|access-date=2019-10-03|archive-date=2019-05-13|archive-url=https://web.archive.org/web/20190513083221/https://www.datacenterdynamics.com/news/xilinx-unveils-versal-acap-chip-and-alveo-accelerators-data-center/|url-status=live}}</ref> At the Forum, Victor Peng, CEO of semiconductor design at Xilinx, and AMD CTO [[Mark Papermaster]], used eight Alveo U250 cards and two [[Epyc|AMD Epyc]] 7551 server CPUs to set a new world record for inference throughput at 30,000 images per second.<ref name=":3" /> Also in November 2018, Xilinx announced that [[Dell EMC]] was the first server vendor to qualify its Alveo U200 accelerator card, used to accelerate key HPC and other workloads with select Dell EMC PowerEdge servers.<ref>{{Cite web|url=https://www.hpcwire.com/off-the-wire/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/|title=Xilinx Announces New Alveo U280 HBM2 Accelerator Card|website=HPCwire|language=en-US|access-date=2019-10-10|archive-date=2019-09-05|archive-url=https://web.archive.org/web/20190905131440/https://www.hpcwire.com/off-the-wire/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/|url-status=live}}</ref> The U280 included support for [[High Bandwidth Memory|high-bandwidth memory]] (HBM2) and high-performance server interconnect.<ref>{{Cite web|url=https://mashup.servers-maintenance.com/2018/11/15/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/|title=Xilinx Announces New Alveo U280 HBM2 Accelerator Card|date=2018-11-15|website=Servers Maintenance Mashup|language=en-US|access-date=2019-09-05|archive-date=2019-09-05|archive-url=https://web.archive.org/web/20190905131420/https://mashup.servers-maintenance.com/2018/11/15/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/|url-status=live}}</ref> In August 2019, Xilinx launched the Alveo U50, a low-profile adaptable accelerator with PCIe Gen4 support.<ref>{{Cite web|url=https://www.zdnet.com/article/xilinx-launches-alveo-u50-data-center-accelerator-card/|title=Xilinx launches Alveo U50 data center accelerator card|last=Dignan|first=Larry|website=ZDNet|language=en|access-date=2019-10-23|archive-date=2020-10-11|archive-url=https://web.archive.org/web/20201011022312/https://www.zdnet.com/article/xilinx-launches-alveo-u50-data-center-accelerator-card/|url-status=live}}</ref><ref>{{Cite web|url=https://www.tomshardware.com/news/xilinx-alveo-u50-accelerator-card-pcie-4-hbm,40111.html|title=Xilinx One-Ups Intel With PCIe 4.0 Alveo U50 Data Center Card|last=Components|first=Arne Verheyde 2019-08-07T14:56:02Z|website=Tom's Hardware|date=7 August 2019 |language=en|access-date=2019-10-23}}</ref> The U55C accelerator card was launched in November 2021, designed for [[HPCC]] and big data workloads by incorporating the [[RDMA over Converged Ethernet|RoCE v2]]-based clustering solution, allowing for FPGA-based HPCC clustering to be integrated into existing data center infrastructures.<ref name="U55C">{{cite web |last1=Abazovic |first1=Fuad |title=Xilinx announces Alveo U55C most powerful accelerator card |url=https://www.fudzilla.com/news/ai/53888-xilinx-announces-alveo-u55c-most-powerful-accelerator-card |website=www.fudzilla.com |access-date=21 December 2021 |language=en-gb}}</ref> In January 2019 [[K&L Gates]], a law firm representing Xilinx sent a [[DMCA]] [[cease and desist]] letter to an [[electrical engineering|EE]] [[YouTube]]r claiming [[trademark infringement]] for featuring the Xilinx logo next to [[Altera]]'s in an educational video.<ref>{{cite web|url=https://www.eevblog.com/forum/chat/xilinx-sends-lawyers-after-online-educators/|title=Xilinx sends lawyers after online educators|date=8 January 2019|publisher=EEVblog Electronics Community Forum|access-date=2019-01-20|archive-date=2019-01-21|archive-url=https://web.archive.org/web/20190121010729/https://www.eevblog.com/forum/chat/xilinx-sends-lawyers-after-online-educators/|url-status=live}}</ref><ref>{{cite web|url=https://news.ycombinator.com/item?id=18937001|title=Xilinx sends lawyers after an engineer teaching FPGA programming|publisher=Hacker News|date=18 January 2019|access-date=2019-01-20|archive-date=2019-01-20|archive-url=https://web.archive.org/web/20190120194604/https://news.ycombinator.com/item?id=18937001|url-status=live}}</ref> Xilinx refused to reply until a video outlining the legal threat was published, after which they sent an apology e-mail.<ref>{{cite web|url=https://www.youtube.com/watch?v=swVuqG9-H0E|title=Xilinx sends lawyers after an engineer teaching FPGA programming|website=[[YouTube]] |access-date=2019-01-20|archive-date=2019-01-18|archive-url=https://web.archive.org/web/20190118051700/https://www.youtube.com/watch?v=swVuqG9-H0E|url-status=live}}</ref> In January 2019, [[Baidu]] announced that its new [[Edge computing|edge]] acceleration computing product, EdgeBoard, was powered by Xilinx.<ref>{{Cite web|url=https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology|title=EdgeBoard artificial intelligence device from Baidu based on Xilinx technology|date=2019-01-17|website=Vision Systems Design|language=en|access-date=2019-07-10|archive-date=2019-07-10|archive-url=https://web.archive.org/web/20190710184551/https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology|url-status=live}}</ref><ref>{{Cite web|url=https://www.electronicsweekly.com/news/business/xilinx-power-baidu-brain-2019-01/|title=Xilinx to power Baidu brain|last=Manners|first=David|date=2019-01-17|website=Electronics Weekly|language=en-GB|access-date=2019-07-10|archive-date=2019-07-10|archive-url=https://web.archive.org/web/20190710184557/https://www.electronicsweekly.com/news/business/xilinx-power-baidu-brain-2019-01/|url-status=live}}</ref> Edgeboard is a part of the Baidu Brain AI Hardware Platform Initiative, which encompasses Baidu's open computing services, and hardware and software products for its edge [[Artificial intelligence|AI]] applications.<ref>{{Cite web|url=https://www.eenewspower.com/news/xilinx-enable-baidu-brain-edge-ai-applications|title=Xilinx to enable Baidu Brain edge AI applications|date=2019-01-18|website=eeNews Power|language=en|access-date=2019-07-25|archive-date=2019-07-25|archive-url=https://web.archive.org/web/20190725150239/https://www.eenewspower.com/news/xilinx-enable-baidu-brain-edge-ai-applications|url-status=live}}</ref> Edgeboard is based on the Xilinx Zynq UltraScale+ MPSoC, which uses real-time processors together with programmable logic.<ref>{{Cite web|url=https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology|title=EdgeBoard artificial intelligence device from Baidu based on Xilinx technology|website=Vision Systems Design|access-date=2019-07-10|archive-date=2019-07-10|archive-url=https://web.archive.org/web/20190710184551/https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology|url-status=live}}</ref><ref>{{Cite web|url=https://techstockobserver.com/xilinx-technology-nasdaqxlnx-announces-that-the-baidu-brain-edge-ai-platform-will-get-powered-by-xilinx/|title=Xilinx Technology (NASDAQ:XLNX) Announces That The Baidu Brain Edge AI Platform Will Get Powered By Xilinx|date=2019-01-23|website=Tech Stock Observer|language=en-US|access-date=2019-08-02|archive-date=2019-08-02|archive-url=https://web.archive.org/web/20190802145957/https://techstockobserver.com/xilinx-technology-nasdaqxlnx-announces-that-the-baidu-brain-edge-ai-platform-will-get-powered-by-xilinx/|url-status=live}}</ref> The Xilinx-based Edgeboard can be used to develop products like smart-video security surveillance solutions, advanced-driver-assistance systems, and next-generation robots.<ref>{{Cite web|url=https://blog.hackster.io/baidu-announces-xilinx-based-edgeboard-for-ai-applications-31f32d4456cb|title=Baidu Announces Xilinx-Based EdgeBoard for AI Applications|last=Atwell|first=Cabe|website=Hackster.io|access-date=2019-08-02|archive-date=2020-10-11|archive-url=https://web.archive.org/web/20201011022351/https://www.hackster.io/news/baidu-announces-xilinx-based-edgeboard-for-ai-applications-31f32d4456cb|url-status=live}}</ref><ref>{{Cite web|url=https://www.4rfv.com/N3R6PHXBVW7J/579/xilinx-technology-to-power-baidu-brain-edge-ai-applications.htm|title=Xilinx Technology to Power Baidu Brain Edge AI Applications : Xilinx : International Broadcast News|website=www.4rfv.com|access-date=2019-08-02|archive-date=2020-10-11|archive-url=https://web.archive.org/web/20201011022342/https://www.4rfv.com/N3R6PHXBVW7J/579/xilinx-technology-to-power-baidu-brain-edge-ai-applications.htm|url-status=live}}</ref> In February 2019, the company announced two new generations of its Zynq UltraScale+ RF system on chip (RFSoC) portfolio.<ref>{{Cite web|url=https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/|title=Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019|website=HPCwire|language=en-US|access-date=2019-06-05|archive-date=2019-04-25|archive-url=https://web.archive.org/web/20190425183630/https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/|url-status=live}}</ref> The device covers the entire sub-6 GHz spectrum, which is necessary for [[5G]], and the updates included: an extended millimeter wave interface, up to 20% power reduction in the RF data converter subsystem compared to the base portfolio, and support of [[5G NR|5G New Radio]].<ref>{{Cite web|url=https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019|title=Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019|website=EDACafe|access-date=2019-06-05|archive-date=2020-10-11|archive-url=https://web.archive.org/web/20201011022340/https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019|url-status=live}}</ref> The second generation release covered up to 5 GHz, while the third went up to 6 GHz.<ref>{{Cite web|url=https://www.anandtech.com/show/13988/xilinx-announce-new-rfsocs-for-5g-covering-sub6-ghz-and-mmwave|title=Xilinx Announce New RFSoCs for 5G, Covering Sub-6 GHz and mmWave|last=Cutress|first=Ian|website=www.anandtech.com|access-date=2019-06-10|archive-date=2019-08-09|archive-url=https://web.archive.org/web/20190809110224/https://www.anandtech.com/show/13988/xilinx-announce-new-rfsocs-for-5g-covering-sub6-ghz-and-mmwave|url-status=live}}</ref> As of February, the portfolio was the only adaptable radio platform single chip that had been designed to address the industry's 5G network needs.<ref>{{Cite web|url=https://techstockobserver.com/xilinx-inc-s-nasdaqxlnx-new-innovative-zynq-ultrascale-rfsoc-portfolio-includes-full-sub-6-ghz-spectrum-that-supports-5g/|title=Xilinx, Inc.'s (NASDAQ:XLNX) New Innovative Zynq UltraScale+ RFSoC Portfolio Includes Full Sub-6 GHz Spectrum That Supports 5G|date=2019-02-28|website=Tech Stock Observer|language=en-US|access-date=2019-06-10|archive-date=2019-08-02|archive-url=https://web.archive.org/web/20190802151629/https://techstockobserver.com/xilinx-inc-s-nasdaqxlnx-new-innovative-zynq-ultrascale-rfsoc-portfolio-includes-full-sub-6-ghz-spectrum-that-supports-5g/|url-status=live}}</ref> The second announcement revealed that Xilinx and [[Samsung Electronics]] performed the world's first [[5G NR|5G New Radio]] (NR) commercial deployment in [[South Korea]].<ref name=":0a">{{Cite news|url=https://www.fiercewireless.com/wireless/xilinx-and-samsung-enable-a-5g-nr-commercial-deployment-south-korea|title=Xilinx and Samsung enable a 5G NR commercial deployment in South Korea|newspaper=Fierce Wireless|date=7 March 2019 |language=en|access-date=2019-06-14|archive-date=2019-03-07|archive-url=https://web.archive.org/web/20190307210525/https://www.fiercewireless.com/wireless/xilinx-and-samsung-enable-a-5g-nr-commercial-deployment-south-korea|url-status=live}}</ref><ref name=":1">{{Cite web|url=https://www.ecnmag.com/news/2019/02/xilinx-and-samsung-join-forces-and-enable-5g-new-radio-commercial-deployment|title=Xilinx and Samsung Join Forces and Enable 5G New Radio Commercial Deployment|last=King|first=Tierney|date=2019-02-25|website=Electronic Component News|language=en|access-date=2019-06-14|archive-date=2019-02-26|archive-url=https://web.archive.org/web/20190226080557/https://www.ecnmag.com/news/2019/02/xilinx-and-samsung-join-forces-and-enable-5g-new-radio-commercial-deployment|url-status=live}}</ref> The two companies developed and deployed 5G massive multiple-input, multiple-output (m-MIMO) and millimeter wave (mmWave) products using Xilinx's UltraScale+ platform.<ref name=":0a" /> The capabilities are essential for 5G commercialization.<ref name=":1" /> The companies also announced collaboration on Xilinx's Versal adaptable compute acceleration platform (ACAP) products that will deliver 5G services.<ref>{{Cite web|url=https://www.thefastmode.com/technology-solutions/14349-xilinx-samsung-to-develop-and-deploy-5g-massive-mimo-and-mmwave-solutions|title=Xilinx, Samsung to Develop and Deploy 5G Massive MIMO and mmWave Solutions|last=Sharma|first=Ray|website=www.thefastmode.com|language=en|access-date=2019-06-18|archive-date=2020-10-11|archive-url=https://web.archive.org/web/20201011022340/https://www.thefastmode.com/technology-solutions/14349-xilinx-samsung-to-develop-and-deploy-5g-massive-mimo-and-mmwave-solutions|url-status=live}}</ref> In February 2019, Xilinx introduced an HDMI 2.1 IP subsystem core, which enabled the company's devices to transmit, receive, and process up to [[8K resolution|8K]] (7680 x 4320 pixels) UHD video in media players, cameras, monitors, LED walls, projectors, and [[Kernel (operating system)|kernel]]-based [[virtual machine]]s.<ref>{{Cite web|url=https://www.eenewsanalog.com/news/xilinx-introduces-hdmi-21-ip-subsystem|title=Xilinx introduces HDMI 2.1 IP subsystem|date=2019-02-05|website=eeNews Analog|language=en|access-date=2019-06-26|archive-date=2019-06-26|archive-url=https://web.archive.org/web/20190626170829/https://www.eenewsanalog.com/news/xilinx-introduces-hdmi-21-ip-subsystem|url-status=live}}</ref><ref>{{Cite web|url=https://www.digitalsignagetoday.com/news/xilinx-unveils-hdmi-21-ip-subsystem-for-8k-video/|title=Xilinx unveils HDMI 2.1 IP subsystem for 8K video|date=2019-02-11|website=www.digitalsignagetoday.com|language=en|access-date=2019-06-26|archive-date=2019-06-26|archive-url=https://web.archive.org/web/20190626173830/https://www.digitalsignagetoday.com/news/xilinx-unveils-hdmi-21-ip-subsystem-for-8k-video/|url-status=live}}</ref> In April 2019, Xilinx entered into a definitive agreement to acquire Solarflare Communications, Inc.<ref name="electronics360.globalspec.com">{{Cite web|url=https://electronics360.globalspec.com/article/13677/xilinx-to-buy-network-interface-card-vendor-solarflare|title=Xilinx to buy network interface card vendor Solarflare|website=Electronics 360|access-date=2019-05-29|archive-date=2019-05-29|archive-url=https://web.archive.org/web/20190529174631/https://electronics360.globalspec.com/article/13677/xilinx-to-buy-network-interface-card-vendor-solarflare|url-status=live}}</ref><ref name="Xilinx to Acquire Solarflare">{{Cite web|url=https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/|title=Xilinx to Acquire Solarflare|website=HPCwire|language=en-US|access-date=2019-05-29|archive-date=2019-04-25|archive-url=https://web.archive.org/web/20190425184051/https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/|url-status=live}}</ref> Xilinx became a strategic investor in Solarflare in 2017.<ref name="Xilinx to Acquire Solarflare"/><ref>{{Cite web|url=https://www.electronicsweekly.com/news/business/xilinx-buys-solarflare-2019-04/|title=Xilinx buys Solarflare|last=Manners|first=David|date=2019-04-25|website=Electronics Weekly|language=en-GB|access-date=2019-05-29|archive-date=2019-05-29|archive-url=https://web.archive.org/web/20190529174633/https://www.electronicsweekly.com/news/business/xilinx-buys-solarflare-2019-04/|url-status=live}}</ref> The companies have been collaborating since then on advanced networking technology, and in March 2019 demonstrated their first joint solution: a single-chip FPGA-based 100G [[Network interface controller|NIC]]. The acquisition enables Xilinx to combine its FPGA, MPSoC and ACAP solutions{{buzzword inline|date=July 2019}} with Solarflare's NIC technology.<ref>{{Cite web|url=https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/|title=Xilinx to Acquire Solarflare|website=HPCwire|language=en-US|access-date=2019-06-04|archive-date=2019-04-25|archive-url=https://web.archive.org/web/20190425184051/https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/|url-status=live}}</ref><ref name="electronics360.globalspec.com"/><ref>{{Cite web|url=https://www.eetimes.com/document.asp?doc_id=1334613#|title=Xilinx to Buy Networking Technology Firm Solarflare|last=McGrath|first=Dylan|website=EE Times|access-date=2019-06-04|archive-date=2019-08-02|archive-url=https://web.archive.org/web/20190802185804/https://www.eetimes.com/document.asp?doc_id=1334613|url-status=live}}</ref> In August 2019, Xilinx announced that the company would be adding the world's largest FPGA - the Virtex Ultrascale+ VU19P, to the 16 nm Virtex Ultrascale+ family. The VU19P contains 35 billion transistors.<ref>{{Cite web|url=https://www.electronicsweekly.com/news/business/xilinx-claims-worlds-largest-fpga-2019-08/|title=Xilinx claims world's largest FPGA|last=Manners|first=David|date=2019-08-22|website=Electronics Weekly|language=en-GB|access-date=2019-09-20|archive-date=2019-09-20|archive-url=https://web.archive.org/web/20190920135959/https://www.electronicsweekly.com/news/business/xilinx-claims-worlds-largest-fpga-2019-08/|url-status=live}}</ref><ref>{{Cite web|url=https://www.anandtech.com/show/14798/xilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells|title=Xilinx Announces World Largest FPGA: Virtex Ultrascale+ VU19P with 9m Cells|last=Cutress|first=Dr Ian|website=www.anandtech.com|access-date=2019-09-20|archive-date=2019-09-13|archive-url=https://web.archive.org/web/20190913210759/https://www.anandtech.com/show/14798/xilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells|url-status=live}}</ref><ref>{{Cite news|url=https://www.allaboutcircuits.com/news/xilinx-claims-title-of-worlds-largest-fpga-with-new-vu19p/|title=Xilinx Claims Title of "World's Largest FPGA" with New VU19P|website=www.allaboutcircuits.com|language=en|access-date=2019-09-20|archive-date=2019-09-20|archive-url=https://web.archive.org/web/20190920135958/https://www.allaboutcircuits.com/news/xilinx-claims-title-of-worlds-largest-fpga-with-new-vu19p/|url-status=live}}</ref> In June 2019, Xilinx announced that it was shipping its first Versal chips.<ref>{{Cite web|url=https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/|title=Xilinx ships first Versal ACAP chips that adapt to AI programs|last=Takashi|first=Dean|date=2019-06-18|website=Venture Beat|language=en|access-date=2020-02-26|archive-date=2020-05-21|archive-url=https://web.archive.org/web/20200521204130/https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/|url-status=live}}</ref> Using ACAP, the chips’ hardware and software can be programmed to run almost any kind of AI software.<ref>{{Cite web|url=https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/|title=Xilinx ships first Versal ACAP chips that adapt to AI programs|date=2019-06-18|website=VentureBeat|language=en-US|access-date=2020-03-09|archive-date=2020-05-21|archive-url=https://web.archive.org/web/20200521204130/https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/|url-status=live}}</ref><ref>{{Cite web|url=https://www.zdnet.com/article/xilinx-ships-its-versal-ai-core-versal-prime-key-parts-of-its-adaptive-compute-acceleration-platform/|title=Xilinx ships its Versal AI Core, Versal Prime, key parts of its adaptive compute acceleration platform|last=Dignan|first=Larry|website=ZDNet|language=en|access-date=2020-03-09|archive-date=2020-08-06|archive-url=https://web.archive.org/web/20200806160903/https://www.zdnet.com/article/xilinx-ships-its-versal-ai-core-versal-prime-key-parts-of-its-adaptive-compute-acceleration-platform/|url-status=live}}</ref> On October 1, 2019, Xilinx announced the launch of Vitis, a unified [[Free and open-source software|free and open source software]] platform that helps developers take advantage of hardware adaptability.<ref>{{Cite web|url=https://www.forbes.com/sites/davealtavilla/2019/10/01/xilinx-unveils-vitis-disruptive-open-source-design-software-tools-for-adaptable-processing-engines/|title=Xilinx Unveils Vitis, Breakthrough Open-Source Design Software For Adaptable Processing Engines|last=Altavilla|first=Dave|website=Forbes|language=en|access-date=2019-10-29|archive-date=2019-10-29|archive-url=https://web.archive.org/web/20191029175220/https://www.forbes.com/sites/davealtavilla/2019/10/01/xilinx-unveils-vitis-disruptive-open-source-design-software-tools-for-adaptable-processing-engines/|url-status=live}}</ref><ref>{{Cite web|url=https://www.semiaccurate.com/2019/10/07/xilinx-updates-their-tool-suite-with-vitis/|title=Xilinx updates their tool suite with Vitis|date=2019-10-07|website=SemiAccurate|language=en-US|access-date=2019-10-29}}</ref><ref>{{Cite web|url=https://www.convergedigest.com/2019/10/xilinx-intros-unified-software-platform.html|title=Xilinx intros Unified Software Platform for developers|access-date=2019-10-29|archive-date=2019-10-29|archive-url=https://web.archive.org/web/20191029175221/https://www.convergedigest.com/2019/10/xilinx-intros-unified-software-platform.html|url-status=live}}</ref> In 2019, Xilinx exceeded $3 billion in annual revenues for the first time, announcing revenues of $3.06 billion, up 24% from the prior fiscal year.<ref>{{Cite web|url=https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/|title=Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019|website=HPCwire|language=en-US|access-date=2019-05-15|archive-date=2019-04-25|archive-url=https://web.archive.org/web/20190425183630/https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/|url-status=live}}</ref><ref>{{Cite web|url=https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019|title=Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019|website=EDACafe|access-date=2019-05-15|archive-date=2020-10-11|archive-url=https://web.archive.org/web/20201011022342/https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-$3-Billion-Fiscal-2019|url-status=live}}</ref> Revenues were $828 million for the fourth quarter of the fiscal year 2019, up 4% from the prior quarter and up 30% year over year.<ref>{{Cite web|url=https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019|title=Xilinx made $3.06 billion in 2019|last=Abazovic|first=Fuad|website=www.fudzilla.com|language=en-gb|access-date=2019-05-17|archive-date=2019-05-17|archive-url=https://web.archive.org/web/20190517150528/https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019|url-status=live}}</ref> Xilinx's communications sector represented 41% of the revenue; the industrial, aerospace and defense sectors represented 27%; the data center and test, measurement & emulation (TME) sectors accounted for 18%; and the automotive, broadcast and consumer markets contributed 14%.<ref>{{Cite web|url=https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019|title=Xilinx made $3.06 billion in 2019|last=Abazovic|first=Fuad|website=www.fudzilla.com|language=en-gb|access-date=2019-05-24|archive-date=2019-05-17|archive-url=https://web.archive.org/web/20190517150528/https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019|url-status=live}}</ref> In August 2020, [[Subaru]] announced the use of one of Xilinx's chips as processing power for camera images in its [[Advanced driver-assistance systems|driver-assistance system]].<ref>{{Cite news|last=Nellis|first=Stephen|date=2020-08-20|title=Subaru taps Xilinx for key chip in driver-assistance system|language=en|work=Reuters|url=https://www.reuters.com/article/us-xilinx-subaru-idUSKCN25G05V|access-date=2020-09-22|archive-date=2020-10-01|archive-url=https://web.archive.org/web/20201001230425/https://www.reuters.com/article/us-xilinx-subaru-idUSKCN25G05V|url-status=live}}</ref> In September 2020, Xilinx announced its new [[chipset]], the T1 Telco Accelerator card, that can be used for units running on an open RAN 5G network.<ref>{{Cite news|title=Open RAN connects Xilinx with network operators|url=https://www.lightreading.com/open-ran/open-ran-connects-xilinx-with-network-operators/d/d-id/763871|url-status=live|archive-url=https://web.archive.org/web/20200919082350/https://www.lightreading.com/open-ran/open-ran-connects-xilinx-with-network-operators/d/d-id/763871|archive-date=2020-09-19|access-date=2020-09-29|website=Light Reading|language=en}}</ref> [[File:AMD_Xilinx_logo.svg|thumb|Logo of Xilinx following AMD's acquisition of the company from 2022 until 2023]] On October 27, 2020, [[AMD]] reached an agreement to acquire Xilinx in a [[stock swap|stock-swap]] deal, valuing the company at $35 billion. The deal was expected to close by the end of 2021.<ref>{{cite news|url=https://www.nytimes.com/2020/10/27/technology/amd-xilinx-35-billion-stock-deal.html|title=AMD Agrees to Buy Xilinx for $35 Billion in Stock|work=[[The New York Times]]|last=Lombardo|first=Cara|date=October 27, 2020|access-date=October 27, 2020}}</ref> Their stockholders approved the acquisition on April 7, 2021.<ref>{{cite news|url=https://www.xilinx.com/news/press/2021/amd-and-xilinx-stockholders-overwhelmingly-approve-amd-s-acquisition-of-xilinx.html|title=AMD and Xilinx Stockholders Overwhelmingly Approve AMD's Acquisition of Xilinx|work=Xilinx|date=2021-04-07|access-date=2021-05-10}}</ref> The deal was completed on February 14, 2022.<ref>{{Cite web|date=February 14, 2022|title=AMD Completes Acquisition of Xilinx|url=https://www.amd.com/en/press-releases/2022-02-14-amd-completes-acquisition-xilinx|website=AMD}}</ref> Since the acquisition was completed, all Xilinx products are co-branded as ''AMD Xilinx''; started in June 2023, all Xilinx's products are now being consolidated under AMD's branding. In December 2020, Xilinx announced they were acquiring the assets of Falcon Computing Systems to enhance the [[Free and open-source software|free and open source]] Vitis platform, a design software for adaptable processing engines to enable highly optimized domain specific accelerators.<ref>{{Cite web|date=2020-12-15|title=Advancing HLS Adoption – Xilinx, Silexica, Falcon|url=https://www.eejournal.com/article/advancing-hls-adoption-xilinx-silexica-falcon/|access-date=2020-12-18|website=EEJournal|language=en-US}}</ref> In April 2021, Xilinx announced a collaboration with [[Mavenir]] to boost cell phone tower capacity for open [[5G]] networks.<ref>{{Cite web|date=2021-04-13|title=Xilinx, Mavenir partner to boost open 5G network capacity|url=https://www.reuters.com/technology/xilinx-mavenir-partner-boost-open-5g-network-capacity-2021-04-13/|access-date=2021-05-18|website=Reuters}}</ref> That same month, the company unveiled the Kria portfolio, a line of small form factor [[System on module|system-on-modules]] (SOMs) that come with a pre-built software stack to simplify development.<ref>{{Cite web|date=2021-04-20|title=Xilinx Introduces Kria SoMs|url=https://www.eejournal.com/article/xilinx-introduces-kria-soms/|access-date=2021-05-27|website=EEJournal|language=en-US}}</ref> In June, Xilinx announced it was acquiring German software developer Silexica, for an undisclosed amount.<ref>{{Cite web|last=Hayes|first=Caroline|date=2021-06-15|title=Xilinx acquires Silexica and its C/C++ tools|url=https://www.electronicsweekly.com/news/design/eda-and-ip/xilinx-acquires-silexica-c-c-tools-2021-06/|access-date=2021-07-08|website=Electronics Weekly|language=en}}</ref>
Edit summary
(Briefly describe your changes)
By publishing changes, you agree to the
Terms of Use
, and you irrevocably agree to release your contribution under the
CC BY-SA 4.0 License
and the
GFDL
. You agree that a hyperlink or URL is sufficient attribution under the Creative Commons license.
Cancel
Editing help
(opens in new window)